MICROPROCESSOR AND COMPUTER ARCHITECTURE UNIT-4 memory optimisation cont. & YO subsystem

feedback/corrections: vibha@pesu.pes.edu

VIBHA MASTI

TYPES OF CACHE MISSES

) compulsory Miss

- when cache initially empty, compulsory miss
 Very first access to block; cold miss
- · Occur in infinite cache
- Independent of size

2) Capacity Miss

- · Lack of space
- · Cannot hold all blocks of a program
- · Occur on finite FA cache
- · Decrease as cache size increases

3) Conflicting Mics

- set associative mapping or direct mapped, not FA cache
 Due to constraints, even if blocks empty
- Decrease as associativity increases

2:1 RULE







· Reduce AMAT:

- Reduce hit time : faster, smaller cache
- Reduce miss rate: larger cache
- Reduce miss penalty
- · Miss penalty depends on bus width

fix Optimisations

1. First Optimisation: Larger Block Size to Reduce Miss Rate

 block size = 8 means that 8 words fetched at a time when block is fetched

- only first word miss when CPU makes request Ccompulsory miss
- · if application exploits spatial locality of reference
- · if block size = 16 instead, 16 words fetched at a time



DRAWBACKS

Bus Width Issue if block size > bus width, multiple clock cycles required to fetch one block cbus width not addressed)

cache pollution

unnecessarily bring in unwanted data due to large block size

Increased Miss Penalty

due to bus width issue

Increased Conflict Misses

due to less number of blocks and mapping constraints

ADVANTAGES -

- · Utilises spatial locality of reference
- · Reduces compulsory misses
- 2. Second Optimisation: Larger Cache to Reduce Miss Rate

- DRAWBACKS -

- · increased hit time
- · increased cost, area, power Csee graphs in ppt)

ADVANTAGES

- · reduced capacity misses
- · accomodate larger memory footprint
- 3. Third Optimisation: Higher Associativity to Reduce Miss Rate
 - · increase associativity to optimal level, not full (hit rate)

DRAWBACKS -

- · Increased hit time : indexing time
- · complex design

ADVANTAGES .

- · reduced conflicting miss
- · reduces miss rate and eviction rate

Cache Size vs Miss Rate



Block Size ve Miss Rate

						Cache sizes
Block Size	1K	4K	16K	64K	256K 🖌	
16	15.05%	8.57%	3.94%	2.04%	1.09%	
32	13.34%	7.24%	2.87%	1.35%	0.70%	Miss rates
64	13.76%	7.00%	2.64%	1.06%	0.51%	
128	16.64%	7.78%	2.77%	1.02%	0.49%	
256	22.01%	9.51%	3.29%	1.15%	0.49%	

Assume the memory system takes 80 clock cycles of overhead and then delivers 16 bytes every 2 clock cycles. That is, it can supply 16 bytes in 82 clock cycles, 32 bytes in 84 clock cycles, and so on... Which block size has the smallest average memory access time for each cache size?

	Cache size					
Block size	4K	16K	64K	256K		
16	8.57%	3.94%	2.04%	1.09%		
32	7.24%	2.87%	1.35%	0.70%		
64	7.00%	2.64%	1.06%	0.51%		
128	7.78%	2.77%	1.02%	0.49%		
256	9.51%	3.29%	1.15%	0.49%		

Miss Rates

AMAT = hit time + miss ratex miss penalty

Assume hit time = 1 cc

For cache size 4k

miss penalty of 1b-byte block = $\frac{16}{16} \times 2+80 = 82$ 32-byte block = 84 cc 64-byte block = 88 cc 128-byte block = 96 cc 256-byte block = 112 cc

AMAT	16 bute = 1 + 8.57% × 82 = 8.0274
	32 byte = 1 + 7.24/ × 84 = 7.0816 -> lowest
	64 byte = 1 + 7.00% × 88 = 7.16
	128 byte = 1 + 7.78./. ×96 = 8.4688
	256 byte = 1 + 9.51/·x112 = 11.6512

4. Fourth Optimisation: Multilevel Caches to Reduce Miss Penalty



- Memory wall problem: gap between memory & processor speeds
 smaller, facter cache
 - larger cache
 - trade-off required
- · Miss rate:
 - global miss rate (wrt CPU) miss rate LIX miss rate 12
 - Yocal miss rate Chigher cache level)



For 2-Level Cache

AMAT = hit time t miss ratex miss penalty

= hit time + miss rate x miss penalty + (1)

miss penalty 1 = hit time 12 + miss rate 12 × miss penalty 12 - (2)

(2) in (1)

AMAT = hit time + miss rate x (hit time 12 + miss rate 2 x miss penalty)

Avg mem = Miss per inst u × Hit Time 12 + Miss per instruz × miss penuz stalls per inst

Suppose that in 1000 memory references there are 40 misses in the first level cache and 20 misses in the second – level cache. What are the various miss rates?

Assume the miss penalty from the L2 cache to memory is 200 clock cycles, the hit time of the L2 cache is 10 clock cycles, hit time for L1 cache is 1 clock cycle and there are 1.5 memory references per instruction.

What is the average memory access time and average stall cycles per instruction? Ignore impact of writes.

miss rate (local & global) of L1 cache = 40

- 0.04

global miss rate L2 cache = <u>20</u> = 0.02 1000

local miss rate 12 cache = $\frac{20}{40}$ = 0.5

miss penalty = 200 cc

hit time, = 1 cc hit time = 10 cc

1.5 ref/inst

AMAT = hit time + miss rate x (hit time 12 + miss rate 2 x miss penalty)

Avg mem = Missper inst 4 × Hit Time 12 + Miss per instrum × miss pen 12 stalls per inst

= miss rate x miss penalty LI

AMAT= 1 + 0.04 (10 + 0.5 × 200)

= 1 + 0.04 (10 + 100) = 1 + 0.04 (110) = 5.4 cc

AMSPI = 0.04

Average memory stalls per instruction = (Miss Rate $_{L1}x$ Miss Penalty $_{L1}$ + Miss Rate $_{L2}x$ Miss Penalty $_{L2}$)* Memory Reference per Instruction

&: Consider a system with a 2-level cache. Access time of U cache, L2 cache and main memory are 1ns, 10 ne and 500 ns respectively. The hit rates of U cache, L2 cache are 0.8 and 0.9 respectively. What is AMAT?

AMAT = hit time + miss rate (hit time 12 + miss rate 12 × miss penalty)

 $AMAT = 1 + 0.2(10 + 0.1 \times 500)$

= 13 ns

cache size vs miss rate



1. Inclusive Cache

- · L1 is a subset of L2
- · Cache size = L2
- · miss on LI, search L2
- any modifications on 4 must be reflected in L2 (write through 17 write back)



2 Exclusive

- · L2 only contains blocks not present in L1, and so on
- · modern day caches
- Read miss on L1, search L2 and if hit, block moved to L1 and possible evicted block moved to L2 cache
- · L2: victim cache

L1

L2

· If miss on 12 also, fetched from mem and placed in L1

L1

L2















- · back indusive
- · most modern processors



- · data in 4 may or may not be present in L2
- 5. Fifth Optimisation: Giving Priority to Read Misses Over Write Misses
 - · Processor issues read or write request
 - Read request : performance in order to continue with CPU operation read must be fulfilled



DRAWBACKS

- If processor issues request to recently evicted block and read miss occurs, L2 level of cache may supply outdated data as dirty block is in write buffer
- · In other words, RAW hazard

6. <u>Sixth Optimisation</u>: Avoid Address Translation in Cache Indexing To Reduce Hit Time



physically tagged TLB

Total Hit Latency = TLB hit latency + Cache hit latency

- Solution: VIPT Cache: Virtually Indexed Physically Tagged Caches Cindexing into cache using page offset)
- Do not wait for VA to translate to PA; extract index from VA and extract tag no from PA

Example:





1/0 Devices

- · Every device associated with device drivers
- Moment device plugged in, system automatically detects device and runs device driver
- · connected via buses (lines 32 bit, 64 bit etc)
- · Coordination between devices, bus architecture

ACCESSING VO DEVICES



1/0 Interface







- 1. Memory Mapped Yo
 - Same memory mapped Y0 technique for data transfer and Y0 transfer
 - No separate Vo instructions; all data transfer instrs (LDR, STR)



2. Vo Mapped Vo

- · separate yo data transfer instructions (IN/OUT)
- · In buffer, out buffer



DATA TRANSFER TECHNIQUES

1. Programmed Yo

 CPU executes program that transfers data between 1/0 device and memory

(i) Synchronous

- fixed rate of transfer (dictated by program)

(ii) Asynchronous

- handshaking polling for sending /receiving data
- check status of devices
- status bit polling technique



(iii) Interrupt - driven

- interrupt/exception -> ISR
- CPU initiates data transfer and continues onto other tasks
- when yo device ready, informs CPU through interrupt
- services interrupt with ISR and then returns back
- CC not wasted on polling





ARM Interrupt Table

	Address	Exception	Mode in Entry
1	0x0000000	Reset	Supervisor
2	0x00000004	Undefined instruction	Undefined
3	0x0000008	Software Interrupt	Supervisor
4	0x0000000C	Abort (prefetch)	Abort
5	0x00000010	Abort (data)	Abort
×	0x00000014	Reserved	Reserved
6	0x00000018	IRQ (external interrupt)	IRQ
7	0x000001C	FIQ (fast interrupt)	FIQ

- interrupt acknowledged after WB stage only



---- instruction cycle ---->

PRIORITY INTERRUPT CONTROLLER

- Multiple devices, multiple interrupts (interrupt stack)
- · Simultaneous interrupts dealt with by using priority interrupt controller
- · Sends interrupt vector to CPU for interrupt requests
- Controller connected to multiple devices on one side and CPU on the other



nested Interrupts

- If an interrupt is being serviced (say, by device Do) and another interrupt (by device DI) is requested, one of two things can happen
 - 1. The interrupt being serviced CDO) gets interrupted CDI) and serviced first before DO can complete executing. This leads to the problem of nested interruption
 - 2. The interrupt request for D1 is not serviced until the ISR of D0 completes executing. Here, no nesting occurs.

1. Nested interrupts



Polling Technique

- Each device has associated with it a status bit (0 or 1) depicting whether or not it has requested for an interrupt
- · CPU polls the status bits to check which devices have requested an interrupt

Daisy Chain Technique

- · Common INTR line for all devices
- · INTA line connected in a daisy-chain fashion (INTACK)
- If device receives INTA: passes to next device if it has not raised interrupt, else stops INTA and puts identifying code on data bus

interrupt stack

a. Direct Memory Access (DMA)

 External controller directly transfers data between 1/0 devices and memory without CPU intervention

- · Bus in tristate / high impedence state bus is free
- · DMA controller for block data transfer between devices and memory
- Count register, starting address, destination address required
 by DMA; CPU gives information to DMA controller
- Cycle stealing process DMA controller is bus master
 and no further interrupts allowed

Bus architecture-see slides